勛圖tv

PCB Manufacturing / PCB design

勛圖tv 繚 ENGINEERING REFERENCE

PCB design mistakes: trace the symptom to a testable cause

Use symptom-led checks to investigate footprint, routing and release problems. Document the evidence and the correction before changing the next revision.

Original engineering guidance 繚 References checked September 28, 2026

Find a PCB design mistake by testing a specific hypothesis

Test a hypothesis before changing the layout
Test a hypothesis before changing the layout. Original engineering illustration; schematic geometry and illustrative values are not manufacturing specifications. Select the diagram to view it at full size.

Common PCB design mistakes include incorrect footprints, incomplete requirements, interrupted return paths, overlooked current bottlenecks and inconsistent manufacturing files. The useful response is not simply to make a longer checklist. Describe the symptom, identify a plausible cause, choose a check that can distinguish it from alternatives and record the correction in a controlled revision.

This page helps with that investigation before fabrication and during prototype review. It does not diagnose an uploaded board or automatically find errors. A problem that appears during assembly may originate in the design, the supplied component, the manufacturing process or the test setup. Keep those possibilities separate until the evidence supports a conclusion.

A symptom-to-verification map

Different symptoms need different evidence
Different symptoms need different evidence. Original engineering illustration; schematic geometry and illustrative values are not manufacturing specifications. Select the diagram to view it at full size.
Observed concernCandidate causeUseful next check
Component does not fitWrong package variant or footprintCompare exact part drawing, land pattern and actual component
Connector orientation is wrongPin-one or mating-view confusionCheck both mating parts and the drawing viewpoint
Rail drops under loadConductor, connector or return-path lossMeasure voltage along the complete path under defined load
Intermittent resetSupply transient, timing or firmware issueCorrelate reset with rail, load and software state
Noise changes with cable positionCoupling or measurement setupRepeat with controlled cable and probe configuration
Drill or outline mismatchMixed revisions, origin or export settingsOverlay the released outputs in a suitable viewer
Assembly access is poorLate placement constraintsReview fixture, inspection and rework access

Treat the middle column as a set of hypotheses, not diagnoses. For example, a reset during motor startup may involve a supply drop, ground displacement, an interface disturbance or software behavior. Changing a capacitor without measuring the event can conceal the symptom while leaving the underlying issue unresolved. Record the operating conditions so the observation can be reproduced.

Mistake group 1: trusting an unverified library item

Verify the package view and the physical pin map
Verify the package view and the physical pin map. Original engineering illustration; schematic geometry and illustrative values are not manufacturing specifications. Select the diagram to view it at full size.

A symbol can connect correctly in the schematic while mapping to the wrong physical pad numbers. Review the exact package variant and the manufacturer's drawing, including its viewing convention. Pay attention to exposed pads, omitted pins and connectors whose drawing is shown from the mating face. A mirrored interpretation can pass ordinary connectivity checks because the error is embedded in the library itself.

Compare the footprint with the component and assembly needs before committing the placement. A printable scale reference or mechanical comparison can help identify gross size errors, but it does not replace dimensional verification. Check the intended pad, mask and paste definitions separately. A three-dimensional model that looks convincing may have been associated with a footprint without validating those manufacturing layers.

When a library issue is found, correct the controlled source and identify every affected design. Avoid fixing only one board instance while leaving the shared library wrong. Record the revised item and rerun the relevant schematic-to-layout checks. The next engineer needs to know whether the correction is a general library fix or a deliberate exception for one assembly process.

Mistake group 2: routing before constraints are agreed

Starting layout with default rules can create a board that is internally consistent but unsuitable for the intended construction. Published minimum geometry is not automatically the preferred rule for a particular material, copper thickness or volume. Ask the fabricator to review the proposed stackup and special features before the design depends on an extreme process limit.

Similarly, an unspecified operating environment can undermine a thermal or insulation decision. Record the actual product requirements and their sources. Do not substitute a generic spacing table for the applicable product safety requirement, or a nominal ambient temperature for the local temperature inside an enclosure. Missing information should remain an open item with an owner and a planned resolution.

The PCB design workflow organizes these upstream decisions. The PCB DFM page addresses the manufacturing-review scope. This mistakes guide stays focused on locating and correcting specific issues, so it does not duplicate a complete design process or imply that a symptom checklist performs automated DFM.

Mistake group 3: examining only the visible signal trace

Review outgoing and return paths together. A trace crossing a slot or plane clearance can force its return current through a different geometry than the designer intended. A layer transition can change the reference relationship even when the signal connection is correct. Inspect the relevant layers together and document the intended current path; a single-layer screenshot is often insufficient.

For decoupling, examine the device-to-capacitor connection and the route back to the device reference. Physical closeness alone does not describe loop inductance. Long connections, inconvenient vias or narrow return necks can defeat the intended placement. Use the decoupling capacitor layout guide to organize the review, then measure the installed behavior with an appropriate probing arrangement.

For current paths, include connectors, vias, thermal reliefs and component escapes. A broad pour may hide a short narrow region carrying the entire load. Measure or calculate the complete path rather than attributing every voltage drop to a visible long trace. The trace-width calculator makes its simplified model explicit and does not establish a safe operating current for the product.

Existing 勛圖tv physical PCB panel
Existing 勛圖tv physical PCB panel. Manufacturing context, not evidence of the performance of an example design.

Mistake group 4: confusing CAD layers with a released build

Layer appearance does not establish a released build
Layer appearance does not establish a released build. Original engineering illustration; schematic geometry and illustrative values are not manufacturing specifications. Select the diagram to view it at full size.

An outline on a convenient drawing layer may not be included in the fabrication output. A drill file can use a different origin or unit convention from the copper images. A solder-mask opening can differ from the intended pad exposure after an unnoticed rule change. Inspect the actual output set and resolve discrepancies at their source instead of asking the receiver to infer the intended geometry.

Mixed revisions are especially difficult to spot because every individual file can look plausible. Generate the package from one frozen source revision, clear old outputs and retain a manifest of the intended deliverables. A last-minute copper change should trigger a coherent re-export and review rather than an isolated file replacement with an ambiguous filename.

Use PCB file formats for the complete manufacturing package. For software-specific output checks, the Altium export guide and KiCad export guide preserve separate workflows. The goal is reproducible output and evidence, not memorizing a checkbox recipe that may belong to another software version.

Mistake group 5: leaving assembly and test until the end

Component placement affects installation, inspection, programming and rework. Check connector access, tall-component shadows, board support and fixture clearance while changes are still practical. A test pad hidden beneath a fitted component is not useful merely because it exists in CAD. Consider the populated variant and the actual operating enclosure, not only the bare board.

Keep BOM variants and placement files aligned. A do-not-populate instruction should be consistent across the intended records, and polarity or orientation should be unambiguous. An alternate component requires a defined approval process. Matching nominal function is not enough when the package, thermal behavior or electrical details differ.

The design-for-assembly review is the next route for access and process questions. For layout decisions, use the thirteen-point layout guide. These pages support different stages of the investigation; the customer should not need to complete several tools to ask a focused question.

Existing 勛圖tv populated-board photograph
Existing 勛圖tv populated-board photograph. Component placement context, not a measured decoupling or layout comparison.

Turn a suspected issue into an investigation record

One investigation record per testable issue
One investigation record per testable issue. Original engineering illustration; schematic geometry and illustrative values are not manufacturing specifications. Select the diagram to view it at full size.

Select the concern category, describe the observation and record the evidence already available. Add the proposed check, responsible person or role and the current disposition. The worksheet returns a structured issue brief and a category-specific reminder. It does not rank severity automatically, identify the root cause or read design files. Those judgments need engineering context and, where appropriate, product-safety review.

Use ���Open ��� evidence needed��� when the cause remains uncertain. If the disposition is ���Corrected ��� recheck recorded,��� the evidence reference should identify the revised design and the repeated check. A downloaded record is a communication aid, not a replacement for your change-control system. Editing inputs clears the previous result, and any attachment to an enquiry is performed manually.

勛圖tv ENGINEERING

PCB Design Mistakes worksheet

Design and Layout
Loading PCB Design Mistakes worksheet…
Using this tool & sharing results

Use the stated units, input limits and model assumptions. Results support an engineering discussion; they do not approve a design, process or production order.

After changing inputs, update the result before using it. Where a download or copy action is available, review that brief and attach or paste it into your enquiry. Opening Contact does not transfer these inputs or send a request.

How to use and share tool results

Worked investigation: a connector that appears reversed

Imagine a prototype connector that mates mechanically but connects the signals in the wrong order. First record the exact board and cable revisions, the connector part numbers and the observed continuity. Then compare the manufacturer drawings using their stated viewing directions. Check symbol-to-pad mapping and the assembly orientation before concluding that the board artwork was mirrored. This is an illustrative investigation, not a 勛圖tv customer case.

If the footprint numbering is wrong, correct the library and update the affected board from the controlled source. Recheck the schematic mapping, copper connectivity and the physical mating relationship. Regenerate the complete manufacturing set and mark the new revision. If the cable drawing was wrong instead, changing the PCB might create a second incompatible variant; the evidence should determine which controlled item changes.

The same discipline applies to less visible electrical problems. A proposed fix should have a predicted effect and a check capable of confirming it. Record unsuccessful hypotheses too when they explain why the investigation moved elsewhere. This reduces repeated guesses and helps a manufacturing or test partner understand which observations are established and which remain provisional.

Prevent recurrence without weakening the review

After resolving an issue, decide whether the prevention belongs in a library check, design rule, output configuration, review template or assembly instruction. Use the narrowest effective control. A specific footprint correction is more useful than adding a vague warning to every project, and a defined export configuration is more reproducible than asking engineers to remember settings from a screenshot.

Do not turn every unusual feature into an automatic error. Some boards intentionally use nonstandard geometry or specialized processes. The requirement is to document the reason, the manufacturing agreement and the evidence needed to accept it. A good review distinguishes an intentional, supported exception from an accidental violation; it does not force every product into the same template.

A ten-minute Gerber triage that produces a useful issue report

Use multiple geometric clues to diagnose an overlay
Use multiple geometric clues to diagnose an overlay. Original engineering illustration; schematic geometry and illustrative values are not manufacturing specifications. Select the diagram to view it at full size.

Use this short triage to identify obvious release problems before the deeper review. The ten-minute label is a suggested time box, not a promise that a complex board can be approved that quickly. Work on a copy of the exact export intended for the supplier. Keep the CAD project closed for the first pass so that familiarity with the design does not hide an output problem. Record the archive identity, viewer and date. If the viewer cannot interpret a file, record that limitation rather than deleting the file or assuming it is redundant.

  1. Establish the intended board revision, units and layer count from the release record.
  2. Open the outline and verify a known length, an asymmetric feature and any internal cutouts.
  3. Overlay plated and nonplated holes with the intended copper lands.
  4. Inspect mask openings at a fine-pitch component, a test point and a connector.
  5. Review the complete copper stack around one signal transition and one power bottleneck.
  6. Compare the visible findings with the drawing and write one specific question per conflict.

An invented overlay example illustrates the diagnostic method. The connector holes appear consistently displaced from their lands, while the outline and copper agree. A common origin mismatch is a candidate explanation. If the displacement changes with distance from the origin, investigate scaling or unit interpretation instead. If only one hole group is wrong, check its tool data or exported feature definition. These patterns help choose the next check; they are not proof of the cause. Do not move the drill image manually until the source of the disagreement is understood.

A second example concerns solder mask. A small pad can look covered because the viewer is displaying a negative image, because the wrong layer is assigned, or because the output actually omits an opening. Toggle the relevant layers and inspect the exported semantics and CAD rules. If the opening is missing in the real data, correct the controlled design or export configuration and regenerate the affected set. A screenshot with the colors reversed is not a corrected manufacturing file.

Gerber inspection has important blind spots. It may reveal that copper crosses a plane void, but it cannot determine whether that is acceptable for the actual signal without its electrical context. It cannot establish the intended component variant from a pad outline alone. It does not prove firmware compatibility, thermal performance or product safety. Even connectivity information, where supplied, must be interpreted against the agreed reference. Keep schematic checks, component-library verification and electrical testing in their own review stages.

Turn a visual concern into a resolvable report
Weak reportUseful report
Drills look wrongConnector J2, holes 1���4, appear offset from top and bottom lands in archive revision C; request origin and revision reconciliation.
Mask problemOpening at test point TP7 differs between the drawing and exported mask layer; identify which source controls.
Board might be mirroredAsymmetric mounting notch appears on the opposite side of the dimensioned outline; confirm view direction and output orientation.

Close the loop by repeating the exact observation after the correction. Record the new file identity and retain the comparison image with units and layer names visible. Confirm that the change did not create a new disagreement in associated files. A corrected drill export can still be paired with an old drawing; a repaired footprint can still leave the assembly rotation wrong. This is why the issue report identifies the affected package, not just the single image.

For a useful engineering enquiry, attach the marked region and describe the expected result. Avoid sending a vague ���please check everything��� request when the immediate uncertainty is a specific hole group or mask opening. The manufacturing-file guide helps identify the export set; the DFM review determines the manufacturing consequences. The two tasks complement each other, and neither should be presented as a substitute for a complete product validation.

Questions about finding design errors

Can DRC find every PCB design mistake?

No. DRC checks configured rules and supported conditions. Incorrect requirements, wrong library pin mappings, unsuitable return paths or inconsistent external documents can remain undetected. Use independent reviews and appropriate measurements to cover those gaps.

Should a failed prototype always trigger a layout change?

No. First reproduce the symptom and distinguish design, component, assembly, firmware and measurement causes. A layout change without supporting evidence can consume another prototype cycle and leave the actual problem unchanged.

What should I provide when asking for help?

Identify the board revision, affected location, exact symptom, operating condition and evidence already collected. State which files are preliminary and which are approved. Include a focused question so the review can address the uncertainty rather than repeat known checks.

How do I know that a correction is complete?

Repeat the check that originally exposed the issue, confirm related requirements still hold and release a coherent revised package. A visual edit alone is not evidence of functional recovery or manufacturing acceptance.

Reference material for a focused review

The describes editor checks and output functions. Use it alongside the exact component documentation and your approved project constraints. Manufacturer guidance, laboratory evidence and the released design record should remain distinguishable so a reviewer can trace the basis of each decision.

Bring a focused question with the design revision

Send the board revision, construction, quantity and the layout, file or manufacturing question you need reviewed. Identify unresolved requirements so the response can address them.

Send requirements for review

Optional: attach the downloaded worksheet manually. This guidance does not certify a design, approve a shipment or replace the applicable authorized standards.

Download the editable engineering review worksheet (CSV). This blank template stays on your device; attach it manually if useful.